

# Unit - I

(2)

## 8085 Microprocessor.

### Hardware Architecture of 8085:

#### Features of Microprocessor - 8085

- \* 8085 is developed by INTEL.
- \* 8 bit microprocessor: Can accept 8 bit data Simultaneously.
- \* Designed Using Nmos Technology.
- \* It provides on chip clock generator, hence it does not require external clock generator.
- \* Operates on 3 MHz clock frequency.
- \* It includes 8 bit multiplexed address / data bus which reduce the number of Pins.

#### → Main Units of 8085

1) Control Unit

2) ALU.

3) Register.

4) Interrupt

5) Internal Data bus.

Address Bus: Address bus is a group of 16 lines generally identified as A<sub>0</sub> to A<sub>15</sub>. The address bus is unidirectional and bits flow in one direction from the MPU to peripheral devices.

Data Bus: data bus is a group of 8 lines used for data flow. These lines are bi-directional and data flow in both directions between the MPU and memory and peripheral devices. (MPU Memory Protection Unit)

# Control bus It Carries Synchronization signals


Providing timing signals.

Registers of 8085 The 8085 have six general purpose registers to store 8-bit data during program execution. These registers are identified as B, C, D, E, H and L. They can be combined as register pairs - BC, DE, and HL to perform some 16-bit operations.

Accumulator (A) It is an 8 bit register that is part of the ALU. This register is used to store 8 bit data and to perform arithmetic and logical operations. The result of an operation is stored in the accumulator.

Flags: Microprocessor uses 5 flags. for testing the data conditions. They are Zero(Z), Carry(CY), Sign(S), Parity(P), and Auxiliary Carry(AC). flags.

→ flags are set or reset according to the result of an operation



→ It is an 8 bit register having five 1 bit flip flops which holds either 0 or 1 depending upon result stored in the accumulator.



Sign flag: If  $D_7$  of the result is 1 the sign <sup>(3)</sup> flag is set. otherwise it is reset.  $D_7$  is reserved for indicating the sign.

If  $D_7$  is 1, the number will be viewed as negative number.

If  $D_7$  is 0 the number will be viewed as positive number.

2) Zero flag (Z): If the result of arithmetic and logical operation is zero. then zero flag is set. otherwise it is reset.

3) Auxiliary Carry flag (Ac): If  $D_3$  generates any carry when doing any arithmetic and logical operation, this flag is set. otherwise it is reset.

4) Parity flag (P): If the result of arithmetic and logical operation contains even number of 1's then this flag will be set and if it is odd number of 1's it will be reset.

5) Carry flag (CY): If any arithmetic and logical operation result any carry then Carry flag is set otherwise it is reset.

Arithmetic and Logic Unit (ALU)

It is used to perform the arithmetic operation like addition, subtraction, multiplication, division, increment and decrement and logical operations like AND, OR, and EX-OR.

Program Counter: The function of the Program Counter is to point to the memory address of the next instruction to be executed. When an opcode is being fetched, the Program Counter is incremented by one to point to the next memory location.

Stack pointer: It is also a 16-bit register used as a memory pointer. It points to a memory location in R/W memory, called the stack.

Temporary Register: It is used to hold the data during the arithmetic and logical operations.

Instruction Register: When an instruction is fetched from the memory, it is loaded in the instruction register.

Instruction Decoder: It gets the instruction from the instruction register and decodes the instruction. It identifies the instruction to be performed.

Timing and Control Unit:



It has three control signals, ALE, RD (Active low) and WR (Active low), and three status signals I/O M (Active low), S<sub>0</sub>, S<sub>1</sub>.

ALE (Address Latch Enable) It is used to provide control signal to synchronize the components of microprocessor and timing for instruction to perform the operation. When ALE = 1, it makes address bus enable. When ALE = 0 means data bus enable.



R<sub>D</sub> (active low) WR are used to indicate whether the operation is reading the data from memory or writing the data into memory respectively.

I/O M<sub>2</sub> is used to indicate whether the operation belongs to the memory or peripherals.




DMA Signal: HOLD, HLDA (Hold Ackn<sub>ty</sub>)

RESET Signals: RESET IN, RESET OUT

INTERRUPT CONTROL: It controls the interrupt during a process. When a microprocessor is executing a main program and whenever an interrupt occurs the microprocessor shifts the control from the main program to process the incoming request.

→ There are 5 interrupt signals in 8085: INTR, RST 7.5, RST 6.5, RST 5.5, TRAP.



Architecture of 8085


A15-A8 ADT- APO  
 ADDR BUS ADDR. BUS



# PIN diagram. (or) Signal Configuration of 8085

8085 is a 40 pin IC, DIP package. The signals from the pins can be grouped as follows

- \* Power Supply and clock signals.
- \* Address bus.
- \* Data bus
- \* Control and Status signals.
- \* Interrupts and externally initiated signals
- \* Serial I/O Ports.
- \* Direct Memory Access (DMA).



## Power Supply and clock frequency signals:

$V_{cc}$  : +5 volt power supply.

$V_{ss}$  : Ground

$X_1, X_2$  : Crystal or R/C network or LC network  
Connections to Set the frequency of internal  
clock generator.

CLK(Out) : clock Output is used as the system clock  
for peripheral and devices interfaced with the  
microprocessor.



Address Bus:  $A_{15} - A_8$  it carries the most significant 8 bits of memory I/O address.

Data Bus  $A_{D7} - A_{D0}$  - it carries the least significant 8 bit address and data bus.

Control and Status Signals.

These signals are used to identify the nature of operation. There are 3 Control signals and 3 Status signals.

Three Control signals are RD, WR, ALE.

RD → This signal indicates that the selected I/O or memory device is to be read and is ready for accepting data available on the data bus.

WR This signal indicates that the data on the data bus is to be written into a selected memory or I/O location.

ALE → It is a positive going pulse generated when a new operation is started by the microprocessor. When the pulse goes high, it indicates address. When the pulse goes low it indicates data.

Status signals are  $\overline{IO/M}$ ,  $S_0$ ,  $S_1$ .

$\overline{IO/M}$  → It is used to differentiate between I/O and memory operation.

$\overline{IO/M}$  → "high" indicates I/O operation

$\overline{IO/M}$  → "low" indicates memory operation.

$S_1$  &  $S_0$  → It is used to identify the type of current operation.



Clock signal: There are 3 clock signals. (i)

$X_1, X_2, CLK OUT$

$X_1, X_2 \rightarrow$  A crystal is connected at these two pins and is used to set frequency of the internal clock generator.

~~CLK OUT~~  $CLK OUT \rightarrow$  This signal is used as the system clock for devices connected with the microprocessor.

Interrupt & Externally Initiated Signals:

Interrupts are the signals generated by external devices to request the microprocessor to perform a task. There are 5 interrupt signals. (ii)

TRAP, RST 7.5, RST 6.5, RST 5.5 and INTR

INTA  $\rightarrow$  It is an interrupt acknowledgement signal.

RESET IN  $\rightarrow$  It is used to reset the microprocessor

RESET OUT  $\rightarrow$  It is used to reset all the connected devices.

READY  $\rightarrow$  This signal indicates that the device is ready to send or receive data.

$\rightarrow$  If READY is low then CPU has to wait for READY to go high.

HOLD  $\rightarrow$  This signal indicates that another master is requesting the use of the address and data buses.

HLDA  $\rightarrow$  HOLD Acknowledge  
it indicates that CPU has received the HOLD request.



# Serial I/O signals

(7)

There are 2 signals i.e) SID and SOD.  
and these signals are used for Serial Communication.


SOD → (Serial Output data line)

SID → Serial input data line.

## Functional Building Block of Processor.

→ A microprocessor is a Programmable IC which capable of performing arithmetic and logical operations.

→ The basic functional blocks of a microprocessor are ALU, flag register, register array, Program Counter, (PC), Instruction pointer (IP), Instruction Decoding Unit and Timing and Control Unit.



## ALU Unit

\* It is the Computational Unit of the microprocessor which perform arithmetic and logical operation on binary data.

\* Various conditions of the result are stored as status bits called flags in the flag register.

\* For example consider the sign flag one of the bit positions of the flag register is called the sign flag and it is used to store the sign of the result of the ALU operation.

\* If the result is negative then "1" is stored in the sign flag and if the result is positive the "0" is stored in the sign flag.

## Register array.

\* It is the internal storage of device and so it is also called internal memory.

\* The input data for ALU, output data of ALU, and any other binary information needed for processing are stored in the register array.

\* For any microprocessor there will be a set of instructions given by the manufactures of the microprocessors.

\* For doing any useful work with the microprocessor we have to write a program using these instructions and store them in memory device.

- Instruction Pointer (8) generates the address of the instructions to be fetched from the memory and send through the data bus
- Instruction Codes are decoded by the decoding Unit which send the information to the timing and control Unit.
- The data is stored in the register array for processing by the ALU.
- Control Unit will generate the necessary control signals for the internal and external operations of the microprocessor.

Memory and I/O Interfacing

→ There are two kinds of interfacing are available.

1. Memory Interfacing.
2. I/O Interfacing

Several memory chips and I/O devices are connected to a microprocessor.




Diagram for Memory and I/O Interfacing



→ The above figure shows a schematic diagram to interface memory chip or I/O devices to a microprocessor.

### Memory Interfacing


Following is the list of 8085 pins used for interfacing with other devices.

$A_{15} - A_8$  → higher address Bus

$AD_7 - AD_0$  → lower address/data bus

ALE, RD, WR, READY.


→ The address of a memory location or an I/O device is sent out by the microprocessor. The corresponding memory chip or I/O device is selected by a decoding unit.



\* If  $\overline{IO/\overline{M}}$  is high the decoder 2 is activated and required I/O device is selected. (9)


\* If  $\overline{IO/\overline{M}}$  is low the decoder 1 is activated and the required, memory chip is selected.

\* A few MSBs of the address lines are applied to the decoder to select a memory chip or an I/O device.



### 8085 Interfacing with Memory chip

→ It shows the interface of memory chips through 74LS138 and it is a 1 to 8 line decoder.



Interfacing of memory chips using 74LS138.

→  $G_{11}$ ,  $G_{2B}$ ,  $G_{2A}$  are enable signals. To enable 74LS138,  $G_{11}$  should be high and  $G_{2A}$  and  $G_{2B}$  should be low.

→ There are three select lines A, B, C, applying proper logic to select lines any of the output can be selected.

→  $Y_0, Y_1, \dots, Y_7$  are 8 output lines. At the time of selection of particular output line will go low and other output lines remain high of particular.

→ The entire memory address (64K for 8085) has been divided into 3 zones. Address lines  $A_{15}, A_{14}$ , and  $A_{13}$  have been applied to the select lines A, B, C of the  $\mu$  74LS138.

→ The logic applied to these lines select a particular memory device, in EPROM or a RAM. Other address lines  $A_0, A_1, A_2, \dots, A_{12}$  go directly to memory chip.

→  $I/O/M$  goes low for memory read/write operation.  $G_{2B}$  goes low,  $G_{11}$  is connected to +5Vdc supply and  $G_{2A}$  is grounded.


### I/O Interfacing

→ An I/O device is a 8 bits only  $A_8 - A_{15}$  lines of address bus are used for I/O addressing.

→ The address lines  $A_8, A_9, A_{10}$  have been applied to select lines A, B, and C of the 74LS138.

→ The <sup>(10)</sup> address lines  $A_{11}-A_{15}$  are applied to  $G_2B$ . through a NAND gate  $G_2B$  becomes low only when all address lines  $A_{11}-A_{15}$  are high.  $G_2A$  is grounded.


→  $I_0/\overline{M}$  is connected to  $G_{11}$ , when  $I_0/\overline{M}$  goes high for I/O read/write operation,  $G_2$  goes high.



Interfacing of I/O Using 74LS138.



# I/O Ports:




## Interfacing of I/O Device through I/O Port.

- An Input device is Connected to the microprocessor through an Input port, an Input port is a place of unloading data.
- An Input device inloads data into the port the microprocessor reads data from the input port.
- Thus the data are transferred from the input device to the accumulator via input port.
- An Output device is Connected to the microprocessor through output port.
- O/P port is Connected to the Output device, data are transferred to the Output device.
- An I/O Port may be Programmable or non Programmable. A non Programmable port act as an input port if it has been designed and Connected in input mode.

①  
 → A port connected in Output mode acts as an Output port. But a Programmable I/O port can be programmed to act either as an Input port or Output port.

→ The Intel 8212 is an 8-bit non Programmable I/O port. It can be connected to the microprocessor either as an Input port or an Output port.



### Interfacing of Intel 8212

→ Intel 8255 which is a Programmable peripheral interface (PPI). The intel 8255 is more powerful than Intel 8155

Programmable Peripheral Interface (PPI)

A Programmable Peripheral Interface is a multiport device. The ports may be programmed in a variety of ways as required by the programmer.

### INTEL 8255

→ It is a Programmable Peripheral Interface (PPI) it has two kind of versions.


- ① Intel 8255A, ② INTEL 8255 A-5.

→ Main function of Intel 8255 is to interface peripheral devices to the microcomputer. It has three kinds of 8 bit ports.

① Port A    ② Port B    ③ Port C

Port C has to be divided into two of 4-bit Port, Port C upper, and Port C lower.

## Architecture of INTEL 8255



Schematic Diagram of Intel 8255

Intel 8255 is a 40 pin IC package. It operates on a single 5V dc power supply. It is having the following important characteristics

1. Ambient Temperature 0 to 70°C.
2. voltage on any pin : 0.5V to 7V.
3. power dissipation 1 watt.

$V_{IL}$  = Input low voltage = minimum 0.5V and maximum 0.9V

$V_{IH}$  = Input high voltage = Minimum 2V and maximum  $V_{cc}$

$V_{OL}$  = Output low voltage = 0.45V

$V_{OH}$  = Output high voltage = 2.4V

$I_{DR}$  = Darlington Drive Current = Minimum 1mA maximum 4mA, of any 8 pins of the port.

The Pins for various ports are as follows (12)

- (1) PA<sub>0</sub>-PA<sub>7</sub> 8 pins of port A
- (2) PB<sub>0</sub>-PB<sub>7</sub> 8 pins of port B.
- (3) PC<sub>0</sub>-PC<sub>3</sub> 4 pins of port C lower.
- (4) PC<sub>4</sub>-PC<sub>7</sub> 4 pins of port C upper.

Control Signals.

①  $\overline{CS}$  (chip select).

It is a chip select signal. The low status of this signal enables communication between CPU and 8255.

②  $\overline{RD}$  (READ): when this pin goes low, the 8255 sends out data or status information to the CPU on the data bus.

③  $\overline{WR}$  (WRITE) when  $\overline{WR}$  goes low, the CPU writes data or control word into 8255. CPU writes the data into the o/p port of 8255 & control word into control word register.

④ A<sub>0</sub> and A<sub>1</sub> The selection of input port and control word register is done using A<sub>0</sub> and A<sub>1</sub> in conjunction with  $\overline{RD}$  and  $\overline{WR}$ .

⑤ Operating modes of 8255

Intel 8255 has the following three modes of operation, which are selected by software.

- ① Mode 0 - Simple Input/output.
- ② Mode 1 - Staged Input/output.
- ③ Mode 2 - Bi directional port.

In mode 0 → programmed to be either an input or output port.

In mode 1 → port A and port B both are designed to operate in this mode.

Control groups


→ Intel 8255 has 24 lines of I/O ports for the control purpose and this has to be divided into two groups ① Group A ② Group B

↓  
This contain port A & Port C upper

↓  
This contain the Port B and Port C lower

Control word

→ It is formed which contains the information regarding the function and modes of the ports.



- \* Each control word bit corresponding to a particular port is set to either 1 or 0.
- \* Depending upon the value it will act as input port or o/p port

Mode 0 = 00  
mode 1 = 01 mode 2 = 1x



# Timing Diagram of 8085


(12)

\* To perform machine cycle we need to carry some necessary steps and it can be represented graphically. Such a graphic representation is called timing diagram.

\* 8085 processor has 7 basic machine cycles

- ① Opcode fetch cycle (1T or 6T).
- ② Memory Read cycle (3T).
- ③ Memory write cycle (3T).
- ④ I/O Read cycle (3T).
- ⑤ I/O write cycle (3T).
- ⑥ Interrupt acknowledge (6T or 12T).
- ⑦ Bus idle cycle (2T or 3T).

→ Time taken by the processor to execute a machine cycle is called T-state.



T-state Diagram.

## Opcode fetch cycle


→ In a fetch cycle the microprocessor fetches the opcode of an instruction from the memory.

→  $T_1, T_2, T_3$  and  $T_4$  are consecutive four

clock cycle

$I/O/\overline{M} \rightarrow 0$ . indicates that it wants to make communication with memory


- $S_0, S_1 \rightarrow$  high indicate that it is going to perform fetch operation
- In first clk cycle  $T_1$   $\mu p$  sends out the address of memory location where the opcode is available.
- During  $T_2$  AD bus becomes ready to carry data. In  $T_2$   $\mu p$  makes  $\overline{RD}$  low. Now memory gets opcode from the specified memory location and places it on the data bus.
- During  $T_3$  the opcode is placed in the instruction reg.



Timing Diagram for opcode fetch operation

# Memory Read cycle. (14)

→ In a memory read cycle the microprocessor reads the content of the memory location. The content is placed either in the accumulator or any other register of the CPU




Memory read cycle.

# Memory Write cycle (3T)

→ In a memory device cycle the CPU sends data from the accumulator or any other register to the memory.

→ The status signal S<sub>0</sub> and S<sub>1</sub> are 1 and 0 respectively for write operation.  $\overline{WR}$  goes low in T<sub>2</sub> indicates that write operation is to be performed.





Memory write cycle.

→ As soon as  $\overline{WR}$  goes high in  $T_3$  the write operation is terminated.

## Programming of 8085 Processor.

### Introduction.

\* A Computer is Capable of doing what the Programmer ask to do. To perform a particular task the Programmer prepares a sequence of instructions called a Program.

\* The Program is stored in RAM. The CPU takes one instruction of the program at a time from RAM and executes it. A Program written in the form of 0's and 1's is called machine language Program.

\* The language in which the instructions are represented by mnemonics is called assembly language. The assembly language have to be converted to machine language for execution. This conversion is performed by a software tool called compiler.

### Types of Programming

We can programme the Computer in following ways.

1. Machine language Program.
2. Assembly language Program.
3. High-level language Program.

### Instruction format:

An Instruction is a Command given to the Computer to perform a specified operation on given data. Instruction set of a microprocessor is the collection of instruction that the microprocessor is designed to execute.



These instructions have been classified into following groups

- ① Data Transfer group.
- ② Arithmetic group.
- ③ Logical group.
- ④ Branch Control group.
- ⑤ I/O and Machine Control Group.

Data Transfer group : \* Data Transfer instructions are used to move data b/w registers, register pairs and between memory and registers. examples are MOV, MVI, LXI, LDA, STA. \* When an instruction of data transfer group is executed, data is transferred from the source to the destination without altering the contents of the source.

Example MOV A, B  
The content of reg B is copied into the reg A.

Arithmetic group These instruction groups will perform arithmetic operations such as addition, subtraction, increment or decrement of the content of a register or memory. example ADD, SUB, INR etc.

Logical group : These instruction group perform logical operation such as AND, OR, Compare, Rotate. etc.  
Example. ANA, XRA, ORA, etc.

Branch Control group. This group includes the instructions for Conditional and Unconditional Jump, Subroutine Call and return and reset.  
Examples are JMP, JC, JZ, CALL, RST, etc.

I/O and Machine Control Group:  
This group includes the instructions for I/p o/p Ports, Stacks, and machine control. examples are IN, OUT, PUSH, POP, HLT, etc.



## Data formats.

Intel 8085 is an 8 bit microprocessor. It handles 8 bit data at a time. One byte consists of 8 bits.

→ The various techniques to specify data for instructions are

- ① 8 bit or 16 bit data may be directly given in the instruction itself.
- ② The address of the memory location, I/O port or I/O device.
- ③ In some instructions only one register is specified.
- ④ Some instructions specify two registers.
- ⑤ In some instructions data is implied.

→ Due to different ways of specifying data for instructions, the machine codes of all instructions are not of the same length.

Three Types of Intel 8085 instructions which are as follows

- ① Single byte instruction
- ② Two byte instruction
- ③ Three byte instruction.

### One byte instruction.

Example of one byte instructions are

① MOV A, B.

Move the content of register B to register A.



## Machine Language Program.

→ A Program written in the form of 0's and 1's called a machine language Program. In the machine language there is a specific binary code for each instruction.

→ The language in which a Programmer writes Programs is called Source language. The language in which a Computer works is called object or machine language. Machine Codes are also called object codes. This machine language is a low level language.

## demerits of machine languages

- ① It is very difficult to understand or debug a Program.
- ② Programs are long. & Program writing is Difficult.
- ③ chances of Careless errors in writing the Program.

## Assembly language Program

\* To overcome the ~~draw~~ drawbacks of machine level language, assembly language Program will be used.

\* It can be easily write a Program in alphanumeric symbols instead of zeros and ones. A Program written in ~~mnemonic~~ mnemonics is known as assembly language Program.



Example add for addition, SUB for Subtraction, CMP for Comparison, etc. such symbols are called ~~mnemonics~~ mnemonics.

→ It can be used in following situations.

① Small to moderate size of Program.

② Real time control applications.

③ for industrial applications.

→ Assembly language Program is much easier and faster than the machine language.

## Assembler

→ A Program which translates an assembly language Program into a machine language Program is called an assembler.

→ Assembler can be divided into two types based on the function of it.

① self Assembler      ② Cross assembler

① Self assembler → It is also known as Resident assembler. This assembler runs on the microcomputer for which it produces object codes. (machine codes).

② Cross assembler: When a Program can be developed on other Computer means we need a special assembler known as Cross assembler.



Dis assembler . Assembler is Used to Convert the assembly language into machine language .  
Sometimes we need to perform vice versa . Process so we need a disassembler .

\* It is also software that Converts a machine language Program to an assembly language

### Passes of assembler

Assembler can take to Passes to Convert the assembly language Program into machine language Program Such as .

- ① One pass assembler
- ② Two Pass assembler

One pass assembler → An assembler which goes through an assembly language Program only once is known as One pass assembler .

Two Pass assembler → An assembler which goes through an assembly language Program twice is called a two pass assembler .

→ During the first pass it collects all labels and during the second Pass it produces the machine code for each instruction

### advantages of assembly language over high level language

- ① Computation time is less .
- ② It is faster to produce result .

## Disadvantages of assembly language compared to High level language

- (1) Programming is difficult and time consuming.
- (2) assembly language is computer oriented.
- (3) Assembly language is not portable. (a) Program written for one micro computer cannot be used for any other because each micro computer has its own assembly language.
- (4) Assembly language is longer as compared to high level language program.

## High level language

→ difficulties of assembly languages can be overcome using high level languages. Instructions written in high level languages are called statements.

Examples of high level languages are COBOL, BASIC, C, PASCAL, C++.

→ In micro computer system high level language is mostly used due to the following reasons.

- (1) Hardware and memory are becoming less expensive.
- (2) Software and programmers are becoming more costly.
- (3) Compilers are easily available.

## Advantages

- (1) instructions are very clear
- (2) It is faster and easier than assembly language.

- (3) It is portable (e) they can run on any Computer
- (4) Easier documentation.

### disadvantages

- \* One has to learn the special rules for writing programs in a particular high level language
- \* low speed.
- \* High level language takes more time to produce result.
- \* Extensive hardware and software supports are required.



# Addressing Modes of 8085

\* The method of specifying the data to be operated by the instruction is called Addressing.

\* Addressing mode is the method by which the microprocessor can access the register or memory.

\* 8085 has four basic addressing modes to address the data stored in memory or register.

- ① Direct addressing.
- ② Register addressing
- ③ Register indirect addressing
- ④ Immediate addressing
- ⑤ Implicit addressing


## ① Direct addressing.

\* The direct addressing mode is used when the operand is available at some memory or an I/O location.

\* In this addressing mode the address of the operand (data) is given in the instruction itself.

\* Which contains the 16 bit address of a memory location where from the data is to be accessed.

The instruction format of direct addressing mode is



Example    STA 2400H    - Store the content of the accumulator to memory location 2400H




- ② `IN 02` → Input the data from input port `02H` in accumulator.
- ③ `LDA 1050H` → Load the data available in memory location `1050H` in accumulator.
- ④ `JMP 2010H` → Jump to memory location `2010H`.

### ② Register addressing.

→ In register addressing the instruction specifies the name of the register in which the data is available.

→ In this mode the operands are in the general purpose register.

- Eg: `MOV A, B` → Move the content of B register to A register
- `ADD B` → Add the content of B register to that in the accumulator.
- `CMP B` → Compare the content of B register with that of accumulator.



### ③ Register Indirect addressing mode:

→ In the register indirect addressing the instruction specifies a register pair which contains the 16 bit address of a memory location where from the data is to be accessed.

→ The first register H, B, D contains the higher order byte and second register of register pair contains the lower-order byte of the address.

Example LXI H, 2500H — load HL pair with 2500H.

MOV A, M. → Move the content of the memory location whose address is in H-L pair (i.e. 2500H) to the accumulator.

HLT → Halt.



### ④ Immediate addressing

→ In immediate addressing mode the operand is specified within the instruction itself. (i.e.) the data is stored along with the instruction.

MVI, A, 05 → Move 05 in register A.

ADI 02H → Add the data 02H with accumulator content.

→ Instruction format of instructions with immediate addressing mode is



### Implicit Addressing (or) Implied Addressing

→ In implicit addressing mode the instruction itself specifies the data to be operand.

→ There are certain instructions which operate on the content of the accumulator directly these instructions don't require specifying the operands.

instruction format of implied addressing mode is

OpCode  
k byte →

- Eg. CMA → Complements the Content of accumulator  
RAR → Rotate the Contents of the accumulator  
RAL → Rotate the Contents of the accumulator right by one bit  
left by one bit.  
STC → Set Carry. - Operate only on the Carry flag.

### Assembly language format:

- The microprocessor development system consists of a set of hardware and software tools
- Software tools are also called Program development tools.
- Software tools can be run on PC in order to write, assemble, debug, modify and test the assembly language program.
- Assembly language is an example - A programmer can comfortably write a program in specific alphanumeric symbols instead of binary codes.
- The alphanumeric symbols for different commands are meaningful, performance oriented and easy to remember.

Eg. ADD for addition.

SUB for Subtraction.

CMP for Comparison.



→ These Symbols are Called <sup>(1)</sup> Mnemonics. The Program written with mnemonics are Called assembly language Programs.

→ Assembly is a software which translates an assembly language Program into a machine language Program. There are two types of Assembler.

(1) One pass assembler. (2) Two Pass assembler.

→ An assembler which Compiles an assembly language Program only once is known as One-pass assembler.

→ An assembler which Passes through an assembly language Program twice during compilation is called a two pass assembler.

### Advantages of Assembler.

(1) The assembler translates mnemonics into binary code with speed and accuracy thus eliminating human errors in looking up the codes.

(2) The assembler assign appropriate values to the variables used in a Program.

(3) <sup>It is</sup> Easy to insert or delete instructions in a Program and reassemble the entire Program.

(4) The assembler checks Syntax errors, such as wrong labels, opcodes, expressions etc.

### Format of assembly language in 8085

Mnemonics - which represents the actual instruction

OpCodes - opcode stands for operation code.  
(b) a machine code instruction



Operands → Additional information Required by the opcode  
(e) data.

Labels → The label is used in the Program as a reference for a memory location.

→ Each Instruction has Two Parts.

- ① One is the task to be performed called operation code (opcode).
- ② Second is the data to be operated on called the operand.

Programming Techniques : Looping, Counting and Indexing.

→ Programming techniques are the most important in any microprocessor. Because using the program only we can perform all kind of tasks.

Looping : \* The programming technique used to instruct to the microprocessor to repeat task is called looping.


\* A loop is a set-up by instructing the microprocessor to change the sequence of execution and perform the task again. This process can be achieved by jump instructions.

Types : It can be divided into two types

- ① Continuous loop → Repeats a task continuously
- ② Conditional loop → repeat a task until certain data conditions are met.

## Continuous loop:

A Continuous loop is Set up by using the Unconditional Jump Instruction. It is shown below



Flow chart of a Continuous loop.

A program with a Continuous loop does not stop the repeating process until the system is reset.

Example \*

- \* Continuous Counter
- \* Continuous Monitor System.

## Conditional loop.

\* This loop can be set by the Conditional Jump instructions. These instructions check flags and repeat the specified tasks if the conditions are satisfied.

\* It includes the zero flag, carry flag etc.

## Conditional loop with Counter.



\* Counter is a variable used to count the event or task done in the program. A counter is a typical applications of the Conditional loop.

\* It needs a counter to perform looping task. When the counting is completed, it needs a flag.

\* following flowchart will have the following tasks.

- ① Counter is set-up by loading an appropriate count in a register.

- ② Counting is performed by either incrementing or decrementing the counter.
- ③ Loop is set-up by a Conditional Jump instruction
- ④ End of Counting is indicated by a flag.



- ⑤ Registers for temp. storage of partial answers.
- ⑥ A flag to indicate the completion of task
- ⑦ To store or output the result.

Task Repetitions.

### Conditional loop with counter and indexing

Another type of loop includes indexing along with a counter. Indexing is the process of referring objects with sequential numbers. For example in a lib, books are arranged according to numbers and they are referred to or sorted by numbers. This is called indexing.

Example Write steps to add ten bytes of data stored in memory locations starting at a given location and display the sum. Draw a flow chart also.

- Procedure
- ① A counter to count 10 data bytes
  - ② An index or a memory pointer to locate where data byte are stored.
  - ③ To Transfer Data from memory location to register.
  - ④ To perform addition.




## Lookup Table

- \* The lookup table in a microprocessor is a system that helps replace the runtime computation.
- \* It replaces them with an ~~easy~~ easier index operation.
- \* It can be used to search for both letters and numbers.
- \* It means the memory location placed in the register of a microprocessor.
- \* Table containing various combination of input and output desired for that particular combinations. It is similar to truth table. These lookup tables abbreviated as LUT.
- \* It is widely used to define data for non-linear expression.

for example

① If we need to get the output  $Y$  for the input  $(x)$  in the below mentioned plot.



Continuous non linear wave form.

- ② The above plot can't be represented by simple or linear.
- ③ The given plot is non-linear function.
- ④ Suppose the o/p of the plot is already known means those values saved in a table for the particular input.



③ The Programmer can access those o/p values for the particular inputs.

→ Lookup table is a reference table.

→ Program 1 for lookup table

Square of a number using lookup table.

Algorithm: (i) Initialize HL pair to point lookup table, get the data.

(ii) Check whether the given input data is less than 9.

(iii) Add the desired address with the accumulator content.

(iv) Store the result.

Label.

Mnemonics.

LXI H, 5000

LDA 5050

CPI 0A

JC Level.

STA 5051

HLL

Level.

MOV C, A.

MVI B, 00

DAD B

MOV A, M

STA 5051

HLT

Comments

Initialize lookup table address.

Get the input data.

Check input > 9.

Condition Satisfied go to Level.

Add the desired address.

Store the result.

Terminate the Program.

# Lookup Table

Memory location.	Data.
5000 H	01
5001 H	04
5002 H	09
5003 H	16
5004 H	25
5005 H	36
5006 H	49
5007 H	64
5008 H	81

Result . → Input Data 05 H in memory location 5050 H.  
→ Data 25 H (square of 5) in memory location 5051 H.

Explanation . → In the above example by using lookup table to find the square of the number.  
→ The result of square is stored into the memory.  
→ The square numbers are stored in lookup table with memory location from 5000 to 5008.

## Subroutines

→ A Subroutine is a group of instructions that will be used repeatedly in different locations of the program. Rather than repeat the same instructions several times, they can be grouped into a subroutine that is called from the different locations.

→ In assembly language a subroutine can exist anywhere in the code.

→ Intel 8085 has 2 instructions for dealing with Subroutines.

① The CALL instruction.

② The RET instruction.

→ CALL instruction is used to redirect Program execution to the Subroutine.

→ The RET instruction is used to return the execution to the calling routine.

→ Call is used to call a Subroutine and the Call instruction is written in the main Program.

→ Return is used to return from the Subroutine and return instruction is written in the Subroutine to return to the main Program.


# STACK

→ The Stack is a group of memory locations in the R/W memory that is used for temporary storage of binary information during the execution of a Program.

→ The Stack is a LIFO Structure. - Last in. First Out

→ Stack normally grows backwards into memory. It means the programmer defines the bottom of the stack and stack grow up into reducing address range memory.

→ In the 8085, the stack is defined by setting the stack pointer register. LXI SP, FFFFH, This sets the stack pointer to location FFFFH.



↑ Stack grows backwards into memory.

← Bottom of the Stack

→ The size of the stack is limited only by the available memory.

## Storing Data on the Stack

→ Information is saved on the stack by pushing it on

→ Information is retrieved from the stack by popping it off.

→ 8085 provides two instructions.


① PUSH and → it is used to store the data

② POP → and pop is used to retrieve the data from the stack



PUSH instruction → it will perform the following task

1. Decrement the stack pointer.
2. Copy the contents of register B to the memory location pointed to by stack pointer.
3. Decrement the stack pointer.
4. Copy the contents of register C to the memory location pointed to by stack pointer.



PUSH Instruction.

# Data Transfer Schemes.


①

In a microprocessor based system or in a computer data transfer takes place b/w two devices such as

- ① Between microprocessor and Memory.
- ② Between Microprocessor and I/O devices.
- ③ Between Memory and I/O devices.

→ A microprocessor based system or a computer may have several I/O devices of different speed.

## Data Transfer scheme



→ so a slow I/O devices cannot transfer data when microprocessor issues instruction for the same because it takes some time to get ready.

→ To solve such kinds of problem of speed mismatch b/w a microprocessor and I/O devices a number of data transfer techniques have been developed.

The data transfer schemes are classified into two types.

① Programmed Data Transfer schemes.

② DMA (Direct Memory Access) data Transfer schemes.

### Programmed Data Transfer Schemes.

\* These schemes are controlled by the CPU. Data are transferred from an I/O device to the CPU or vice versa.

\* Data are transferred under the control of programs which reside in the memory. These programs are executed by the CPU when an I/O device is ready to transfer data.

\* Microprocessor executes the program to transfer data. This scheme is suitable for transferring small amount of data.

### Synchronous Data Transfer Scheme.

→ Synchronous means "at the same time". The data sending device and receiving device are synchronized with the same time.

→ When the speed of the CPU and I/O devices will be matched, this technique of data transfer is used.

→ The transfer of data with I/O devices is performed by executing IN or OUT instruction for I/O mapped I/O devices.




\* **IN** instruction is used to read data from an input device or input port.

\* **OUT** instruction is used to send data from the CPU to an output device or output port.

\* The I/O devices compatible with microprocessors in speed are usually not available so this data transfer technique is rarely used for I/O devices.

### Asynchronous Data Transfer Scheme.



### Asynchronous Data Transfer.

\* Asynchronous means "at irregular intervals". In this method data b/w input and output device is not based on pre determined timing pattern.

\* This method is used when the speed of an I/O device does not match the speed of microprocessor and the timing characteristic of I/O devices is not predictable.



## Handshaking Mode:

\* In this method microprocessor will check the status of the I/O devices whether the device is ready or not.

\* The microprocessor initiates the I/O device to get ready and then continuously checks the status of the I/O device till the I/O device becomes ready to transfer data.

\* When I/O device becomes ready, the microprocessor sends instructions to transfer data. This method of data transfer is called "Hand Shaking Mode".

## Hand Shake signals

\* In hand shaking mode data transfer takes place because of some signals are exchanged b/w I/O device and microprocessor before the actual data transfer takes place.

\*  $\mu p$  issues an initiating signal to the I/O device to get ready.

\* When I/O device becomes ready it sends signals to the processor to indicate that it is ready. Such signals are called hand shake signals.

## Draw back

→ It is used for slow I/O devices. It is inefficient because the precious time of microprocessor is wasted in waiting.

## Interrupt Driven Data Transfer

- When microprocessor receives the interrupt it completes the current instruction and then attend the I/O device.
- Once microprocessor receives the interrupt it saves the contents of the Program Counter on the Stack (Interrupt Service Subroutine) and then takes up a Subroutine called ISS.
- After completing the data transfer the microprocessor returns back to the main program which it was executing before the interrupt occurred.

### Advantages.

- It is used for slow I/O devices
- It is an efficient technique compared to asynchronous data transfer method, because precious time of the microprocessor is not wasted in waiting while and I/O device is getting ready.

### Multiple Interrupts:

- In a microcomputer system several I/O devices can use interrupt driven data transfer scheme
- While interfacing I/O devices using interrupts the following situations may arise.
  - ① A microprocessor may have only one interrupt level and several I/O devices are to be connected to it.

# DMA Data Transfer Scheme

- In this method CPU does not participate. Data are directly transferred from an I/O device to the memory or vice versa.
- Data transfer is controlled by the I/O device or DMA controller. In this scheme used when large amount of data are to be transferred.
- An I/O device wants to send data using DMA technique means it sends the HOLD signal to the CPU.
- CPU will receive the HOLD signal from an I/O device and CPU gives up the control of buses as soon as the current machine cycle is completed.
- CPU sends a hold acknowledge signal to the I/O device to indicate that it has received the HOLD request and it has released the buses.
- I/O device takes over the control of buses and directly transfers data to the memory or reads data from the memory.

## Advantages.

- It is faster than programmed data transfer scheme.
- It is used for high speed printers.
- It is used to transfer data from mass storage devices such as floppy disks, hard disks etc.



## Burst mode of DMA Data Transfer. (P)

\* In DMA data transfer the I/O device withdraws the DMA request only after all the data bytes have been transferred is called burst mode of data transfer.

\* Using this method we can transfer the block of data and it is used in magnetic disks drives

### \* cycle Stealing Technique

\* In this technique a long block of data is transferred by a sequence of DMA cycles.

\* In this method after transferring one byte or several bytes, the I/O device withdraws DMA request.

### Drawback

\* In DMA data transfer the I/O device must have registers to store memory addresses and byte count

\* It must have electronic circuit to generate necessary control signal for DMA operations.

\* But I/O devices do not have these facilities. To solve the problem DMA controllers have been designed.

DMA Controller chip are Intel 8237 A, 8257 etc.



# Terms Used in Microprocessor

Byte: : 8 bit (8 digit) binary number or code is called byte.

Word : 16 bit.

Double word : 32 bit (32 digit).

Multiple word : 64, 128 - bit/digit

## Evolution of microprocessors:

First Generation Microprocessor This technology

provided low cost, slow speed and low off current  
→ it requires a lot of additional support IC  
to form a system.

→ INTEL 4004, INTEL 8040, MICRO SYSTEM  
INTEL 8008, ROCKWELL PPS.-8, INTEL MC-

Second Generation (8 bit microprocessor)  
→ INTEL 8080, INTEL 8085,  
MOTOROLA M6800, ZILOG Z80.

→ larger chip size, 40 pins.

Third Generation (16 bit microprocessor)  
INTEL 8086, INTEL 8088, INTEL 80186,  
INTEL 80286.

→ high speed, easier to program.

Fourth Generation → This fourth generation processors  
are 32-bit processors.

INTEL 80386, INTEL 80486, MOTOROLA M68020

→ It supports increased number of addressing modes.

→ Physical memory space of 16 Mb

## Definition of Micro Processor

↳ Microprocessor is a Programmable, clock driven, Register based electronic device. that Reads instruction from a Storage device, takes the data from input unit and Process the data according to the instructions and Provides the Result to the Output Unit.

8051 Micro Controller.Introduction

Microprocessor → It can be understood as the heart of the computer system. It is a processor where the memory and I/O components are connected externally. The circuit is complex due to external connection. It can't be used in compact system. It is not efficient. It has less number of registers. Most of the operations are based on memory. It has a zero status flag. It is generally used in personal computers.

Micro Controller → It can be understood as the heart of the embedded system. It is a controlling device wherein the memory and I/O output components are present internally. It is present on chip memory. The memory and I/O components are available. The circuit is less complex. It is efficient. It is generally used in washing machine and air conditioners.

8051 Micro Controller

→ The 8051 is the first micro controller of the MCS-5 family, introduced by Intel Corporation.

→ Microcontroller can be classified on the basis of their bits processed like 8 bit MC, 16 bit MC.

Features.


- 8 bit CPU
- On chip oscillator
- 4 KB of ROM (Program memory).
- 128 bytes of RAM (Data Memory).



- 21 special functions registers
- 32 I/O lines.

## Block diagram of 8051

→ 8051 Microcontroller is a 8 bit microcontroller.  
It can read, write and process 8 bit data.



## Block diagram of 8051.

→ Microcontroller 8051 has 128 byte RAM for data storage. RAM is non-volatile memory. During execution for storing the data, the RAM is used.

→ In 8051 4KB ROM is available for program storage. This is used for permanent data storage or data which is not changed during the processing like program or algorithm.

→ Serial port: There are two pins are available for Serial Communication TXD and RXD. (2)

Input output port → There are four input output ports are available.  $P_0, P_1, P_2, P_3$ , each port is 8 bit wide and has special function register  $P_0, P_1, P_2, P_3$ .

Oscillator → It is used for providing the clock to MC 8051 which decides the speed or baudrate of MC.

Interrupts It is defined as requests because they can be refreshed (masked) if they are not used, that is when an interrupt is acknowledged.

Pin Diagram of 8051

→ 8051 is available in 40 pin dual in line package.

Power Supply 8051 is operated by using +5V supply and  $V_{CC}$  is the power supply pin; and  $V_{SS}$  is the ground pin.

Pin diagram of 8051

→ 8051 is available in 40 pin dual in line package. Various pins are given

Power Supply ( $V_{CC}$  and  $V_{SS}$ ).

8051 is operated by using +5V supply and  $V_{CC}$  is the power supply pin and  $V_{SS}$  is the ground pin.

Port C ( $P_0.0$  to  $P_0.7$ ).

→ There are 8 bit bidirectional input/output port pins. They are bit addressable.



## Port 1 (P1.0 to P1.7)

- Port 1 is an 8 bit bidirectional input/output with the internal pull-ups.
- It plays an important role during the programming of the internal memory of 8051 and 8751.


## Port 2 (P2.0 to P2.7)

- This is also an 8 bit bidirectional I/O with internal pull ups.
- This also has an alternate function of higher order address byte while accessing the external memory.

## Port 3 (P3.0 to P3.7)

- This is also an 8 bit bidirectional I/O with internal pull-ups.
- It also serves many other important alternate functions which enable the 8051 to be called a micro controller.
- The alternate functions of Port 3 pins are as follows

- P3.0 → RXD (Serial Input).
- P3.1 → TXD (Serial Output).
- P3.2 →  $\overline{INT0}$  (External Interrupt).
- P3.3 →  $\overline{INT1}$  (External Interrupt).
- P3.4 → T0 (Timer 0 External Input)
- P3.5 → T1 (Timer 1 External Input)
- P3.6 → WR (External Data memory write Strobe)





# Control Processing Unit (CPU)

It is the heart of the microcontroller. It consists of

- ① Accumulator (Acc)
- ② B register
- ③ Stack pointer
- ④ Program Counter
- ⑤ Program Status Word (PSW)
- ⑥ Data Pointer register (DPTR)

## Accumulator

→ It is an 8 bit register. It is usually referred as A.

It is a very important register to store the result of data operations such as addition, subtraction, multiplication, division. and for logical operations such as AND, OR, XOR.

→ It is bit and byte addressable.

B register This register is mainly used to multiply and divide operations in which this register acts as one of the operands and after the operations a part of the result is stored in this register.

## Stack pointer (SP)

→ It is an 8 bit register. This pointer can point to any location in

## Arithmetic Logic Unit (ALU)

→ It is used to perform arithmetic and logic instructions such as addition, subtraction, multiplication, division and logical AND, OR, EXOR, bit operations.

## PSW - Program Status Word

\* It is an 8 bit register. PSW bit pattern

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
C	AC	F0	RS1	RS0	OF	-	P

P3.7 →  $\overline{RD}$  (External Data memory Read Strobe). (2)

ALE /  $\overline{PROG}$  → ALE means Address Latch Enable.  
PROG means Program pulse.

XTAL1 and XTAL2 The 8051 has an Internal Clock Circuit.  
Hence a crystal of Proper frequency can be Connected directly to these two pins.

PSEN → It means Program Store Enable. This Pin gives out active low output pulses.

→ This signal is Used for fetching the data from the external program memory.

$\overline{EA}$  / VPP → It means external access / Programming voltage.  
→ This Pin if Connected to 5V, will indicate to the Processor that the 4 KB of the Program memory within the chip should be used.

→ Address 0000H to 0FFFH will be within the chip

RST / VPD

A high on this Pin for more than 24 Oscillator cycles will reset the chip.

Architecture of 8051

Functional organization of the micro Controller 8051

This is a basic architecture for all the members of 8051 family But they may have more or less Comparators, ADC Circuits, Ports, etc.






Fig. 12.2 Intel 8051/8031 architecture






Fig. 3.13. Timing Diagram for Instructions executed from Internal Memory

3.60




Fig. 3.14.(i) Execution of Instructions other than MOVX




Fig. 3.14. (ii) Execution of MOVX Instructions

P0 = Port 0

P2 = Port 2

Carry flag: It is set  $C = 1$  if the result <sup>(A)</sup> contains Carry.  
It is reset  $C = 0$  if the result does not contain any carry.

Auxiliary Carry flag: It is used in BCD operations.

Overflow flag: If there is any overflow in the result then OF is set ( $OF = 1$ ) otherwise it is reset ( $OF = 0$ ).

Parity flag: If the result contains odd number of one's then P is 1 (set) otherwise it is reset.

RS0, RS1: RS means Register Bank Select bits. It is used to select the register banks.

Program Counter: It is a 16 bit register. It is used to store the address of instruction which is to be executed next.

Data Pointer: It is a 16 bit register. It can also be used as two numbers of 8 bit registers.  
It is used to fetch any 8 bit data from the data memory space.

Input/output ports: In 8051 totally 4 number of 8 bit ports are available. These are port 0, port 1, port 2, port 3.

Timer/Counters: 8051 contains 16 bit timer/counters.  
TMOD is a mode control register. TCON is a timer control register.

→ These are used to configure the timer/counters in various ways.



## 8051 I/O Ports

→ In 8051, totally 4 ports are available. These are  $P_0, P_1, P_2, P_3$ . These are 8 bit ports. If the first 0 is written to a port. It will become o/p port. If the first 1 is written to a port. It will become input port.

### Port 0

It can be used as input or output port. Each pin must be connected externally to a 10k $\Omega$  pullup resistors. because  $P_0$  is an open drain bidirectional I/O port.

It can be used in two ways.

1. It can be used as simple I/O port.
2. It can be used for external memory interface for lower order address and data bus.

### Port 0 as Input

If we want to use port 0 as input port then the port is to be programmed by writing 1 to all the bits. By using the following program port 0 is configured as input port.

Port 1 It is not necessary to connect any pullup resistors. because it is having pullup resistors already.

Port 1 as input Upon reset port 1 is configured as an input port. If it is used as an o/p port then 0 is written to a port. Then once again if we want to use it as an input port, then 1 is written to all its bits.

# Memory Organization.


Micro Control 8051 memory can be organised into two variations

- ① Princeton Architecture
- ② Harvard architecture.

① Princeton architecture → it treats address memory and data memory as a single unit,  $\mu p$  8085 is an example for Princeton architecture.

② Harvard architecture → it treats program memory and data memory as separate entities. Thus Harvard architecture demands address, data and control bus for accessing them separately, whereas Princeton architecture does not demand any such separate bus.

## Program memory Organization.



## Program memory Arrangement.

→ It has an internal program of 4K size if needed an external memory can be added of size 60K maximum. so total we have 64Kb. size memory available in 8051.



→ By default the external access pin should be connected Vcc so that instructions are fetched from internal memory initially.


→ When the limit of internal memory is crossed control will automatically move to external memory to fetch remaining instructions.

### Features of Program memory

→ Once the Program lock bits are programmed contents of internal memory cannot be accessed by using an external circuitry. Only internal memory can be locked and protected. Once locked these bits can be unlocked only by a memory erase operation.

Pipelining: → Microcontroller 8051 is capable of pipelining. Pipelining makes a processor capable of fetching the next instruction while executing previous instruction, doing more than one operation at a time.

### Data Memory Organization




Internal and External Data memory.



Data memory can be separated into three parts.

- ① Register banks
- ② Bit addressable area
- ③ Scratch pad area.




Area of Data memory

① Register bank → It has 4 Register banks designated #0, #1, #2, #3. Each bank has 8 registers.  $R_0, R_1, \dots, R_7$ . At a time only one register bank is selected for operation. Operands during execution. → Reg's are used to store data or

② Bit addressable area: → Usually used to store bit variables.  
→ They are designated from address 20H to 2FH.  
→ It is mainly used to store the bit variable from application program like status of an I/O device, like LED or Motor (ON/OFF) etc.

③ Scratch Pad area: → It is used for general purpose storage.  
→ Scratch pad area is from 30H to 7FH and this includes stack too.



### Organization of Internal RAM

#### 8051 I/O ports

→ In 8051, totally 4 ports are available. These are P0, P1, P2, P3. These are 8-bit ports.

→ If the first 0 is written to a port, it will become an output port. If the first 1 is written to a port, it will become an input port.

#### Port 0:

Port 2 It is also 8 bit port. It can be used as input or O/p. It is not necessary for any pull up resistors

Port 3: It can be used as input or output port. It is not necessary to connect any pull up register. Port 3 pins can be used for doing alternate function. These functions are given below.

Port 3 bits.		functions.
P.3.0	RxD	Serial Communication
P.3.1	TxD	Signals.
P.3.2	$\overline{INT0}$	External Interrupts.
P.3.3	INT1	
P.3.4	TO	Used for Timer 0 and Timer 1.
P.3.5	T1	write and read signals.
P.3.6	$\overline{WR}$	Used for external memories.
P.3.7	$\overline{RD}$	

### Interrupts.

The 8051 has five interrupt sources. Each of these interrupts can be programmed to two priority levels. The interrupt sources are.

S.No.	Source	Destination.
1.	$\overline{INT0}$	External request from P.3.2 Pin
2.	Timer 0	Overflow from Timer 0 actualises the interrupt Request. Flag TFO.
3.	INT1	External request from P.3.3.
4.	Timer 1	Overflow from Timer 1 actualises the interrupt Request Flag TF1.
5.	Serial Port	Completion of Transmission or reception of a Serial frame actualises flag T1 or R1.



→ Each of these Interrupt sources can be individually enabled or disabled by setting or clearing an Interrupt Enable Register (IE).

→ All these sources can be programmed either to a high priority level or to a low priority level by setting or clearing the Interrupt Priority Register (IP).

### Priority of Interrupt

Source	Priority Level
External interrupt	Highest
Timer 0 overflow	
External Interrupt	
Timer 1 overflow	
Serial Port	
	Lowest

### Response Time

→ The response time to an external interrupt is a very critical factor in control applications where an immediate action is required.

→ The response time will depend on the above mentioned three cases or conditions.

→ Once an interrupt is not blocked by any of the above three conditions then a hardware call is generated internally by the processor. After the program branches to a predefined location.

## Interrupt Control Registers

→ The Interrupt Request flags are in two different registers. Such as.

1. IE → Interrupt Enable Register.

2. IP → Interrupt Priority Register.

→ External Interrupts control bits are in two formats.

ITO in TCON → 0.

ITI in TCON → 2.

### IE → Interrupt Enable Register.

7	6	5	4	3	2	1	0
EA	X	X	ES	ETI	EXI	ETO	EXO

→ If EA = 0, all interrupts are disabled and if EA = 1 each interrupt can be individually set or cleared.

→ If ES = 0 Serial port interrupt is disabled and if ES = 1 serial port interrupt is enabled.

→ If ETI = 0 Timer 1 interrupt is disabled if ETI = 1 Enabled.

→ If EXI = 0 External interrupt 1 is disabled, and if EXI = 1 it is enabled.

→ If ETO = 0 Timer 0 interrupt is disabled

### IP → Interrupt Priority Register.

7	6	5	4	3	2	1	0
X	X	X	PS	PTI	PXI	PTO	PXO

PS Serial port interrupt priority level. PS = 1 Programs it to the higher priority level.

→ PT1 → Timer 1 Interrupt Priority level PT1=1

Program it to the higher priority level.

Px1 External Interrupt 1 Priority level Px1=1 Program it to the higher priority level.

PT0 → Timer 0 Interrupt Priority level PT0=1 Program it to the higher priority level.

Px0 → External Interrupt 0 Priority level Px0=1 Programs it to the higher priority level.

### Data Transfer Instructions.

Data Transfer Instructions are divided into Three classes.

1. General Purpose transfer.
2. Accumulator Specific transfers.
3. Address Object Transfer.

#### ① General Purpose Transfer.

It contains Three data Transfer operation such as follows.

① MOV → performs a bit or a byte transfer from source operand to the destination operand.

② PUSH → Increment the stack pointer register and then transfer a byte from source operand to stack element currently addressed by stack pointer.

③ POP → Transfer a byte operand from the stack element addressed by the stack pointer register to the destination operand and then decrement stack pointer.



## Accumulator Specific Transfers:

There are accumulator specific transfer operations available.

XCH → Exchange the byte source operand with register A.

XCHD → Exchange the low order nibble of the byte source operand with the low order nibble of register A.

\*MOVX → Performs a byte move b/w the external data memory and register A. The external address can be specified by the DPTR register or R1 or R0 register.

MOVC → Performs the move of a byte from the program memory to register A.

## Address Object Transfers.

MOV, DPTR # data loads, 16 bits of immediate data into a pair of destination register DPH, and DPL.

1. MOV DPTR # data 16 (load data pointer with a 16 bit constant).

The data pointer is loaded with the 16 bit constant indicated. No flags are affected.

(DPTR) ← #data 16.

## CONTROL TRANSFER INSTRUCTION.

There are three classes of control transfer operations.

1. Unconditional calls, return and jump.

2. Conditional jumps.

3. Interrupt.

## Unconditional Calls, Return and Jump.

- These transfer the control from the current value of the program counter to the target address.
- Both direct and indirect transfers are supported. The three transfer operations are follows.

### ACALL and LCALL.

- ACALL and LCALL push the address of the next instruction onto the stack and then transfer the control to the target address.
- ACALL - Absolute Call is a 2 byte instruction and used when the target address is in the current 2K page.
- LCALL → long call is a 3 byte instruction that addresses the full 64K program space.

### RET and RETI

RET → Return from Subroutine and RETI - Return from Interrupt transfer control to return address saved on the stack and decrement stack pointer register by 2.

### Conditional Jumps

There are two complex conditional jump instructions.

1. The CJNE compares the first operand with the second operand and performs a jump if they are not equal.
2. The DJNE decrements the source operand and returns the result to the operand.



# Comparison To Programming Concepts of 8051 with 8085

→ A clear understanding of the 8051 hardware features is essential for its programming and its interaction with the external world. The following resources would be used in programming of the 8051 such as

Memory. The 8051 can have separate program memory and data memory each of 64 KB. In program memory out of 64 KB, 4 KB of memory is present on-chip as ROM.

- 128 bytes internal data RAM.
- 21 special function registers (SFRs).

## Internal Data RAM

128 bytes of internal data RAM can be divided into

1. 32 bytes for 4 banks of registers R<sub>0</sub>-R<sub>7</sub>. The register bank is selected by using two bits, R<sub>50</sub> and R<sub>51</sub> in the program status word. These registers can be used as general purpose registers.
2. 16 bytes of direct addressing bits. These can be directly referred and used in programs.
3. 80 bytes as general purpose RAM.

## Special Function Registers.

Using the SFRs the different resources of the 8051 like timers/counters, serial ports, interrupts may be programmed and controlled.



## Program Status Word

The Program Status word Contains several status bits that reflect the current state of the CPU. The PSW is one of the special function registers and contains the carry bit, auxiliary carry bit, two register select bits, the overflow flag bit, a parity bit.

## 8085 Programming

The programming of a microprocessor is required to make it perform a required job.

Memory In 8085 processor there is no inbuilt memory and registers are used to store the result. the following registers are used in programming 8085.

- ① Registers - A, B, C, D, E, H, L.
- ② Register pairs - BC, DE, HL.
- ③ Conditional flag - Z, S, CY, AC, P.
- ④ Program Counter
- ⑤ Stack Pointer.

Special Function Registers. There is no special function registers in 8085.

## Program Status Word

The Program Status word is a 16 bit register. The higher order 8 bits contain the accumulator contents and the lower order 8 bits have five condition flags.

## Addressing Modes of 8051

The various ways of accessing data is known as addressing modes. There are five ways of addressing modes are available.

1. Register addressing
2. Direct addressing.
3. Register Indirect addressing.
4. Immediate addressing.
5. Base register plus Index register Indirect addressing.

### Register addressing

- In this addressing mode, registers are involved. Source register and destination register must be of the same size.
- It permits access to eight registers. ( $R_0 - R_7$ ) of the register bank.
- Example. `MOV A, R1` : move the content of  $R_1$  to A  
`MOV R2, A` : move the content of A to  $R_2$ .  
`ADD A, R3` add the content of A and  $R_3$ .

### Direct Addressing

- In this mode, the data is in a RAM memory location. Its address is given as a part of the instruction. NO symbol is used here.
- In this mode, the address of the operand is specified in the instruction and it has operands as byte or bit.
- Direct addressing of byte provides operation on the one of the following:
  1. Lower 128 bytes of internal data RAM.
  2. Special functions registers.



## Register Indirect addressing

- In this addressing the address of the operand is not specified directly. Instead the address of the operand is specified as the contents of the register mentioned in the instruction.
- Here the register is used as a pointer to the data if the data is inside the CPU only R<sub>0</sub>, R<sub>1</sub> registers are used.

The symbol @ indicates the register-indirect addressing mode.

Example    MOV, A @R<sub>1</sub> ;  
              MOV @R<sub>0</sub>, B

## Immediate Addressing

- In this case the operand on which the operation has to be performed according to the instruction, specified in the instruction itself.

→ In this mode the operand comes immediately after the opcode and the symbol of immediate addressing mode is #

→ Example    MOV A #20h ; load data 20h into A  
              MOV R<sub>2</sub> #80h ; load data 80h into R<sub>2</sub>

## Base Register plus Index Register Indirect Addressing

- This is an indirect instruction used to access the program memory. In the instruction, the operand on which the operation is to be performed is not specified directly.

→ Summation of contents of base register and index register determines the operand address.

→ DPTR or PC register may act as the base register and accumulator act as the index register.




## UNIT-4

### Peripheral Interfacing

#### Introduction.

To Communicate with the outside world Microprocessor use peripherals. (I/O devices). Commonly used input devices are keyboard, A/D Converters etc. and output devices are CRT, Printer, LEDs etc. These input and output devices are called peripherals (O) I/Os. Peripherals are connected to the microprocessor through electronic circuits known as interfacing circuits.



Microprocessor Unit with I/O devices.

Some peripheral interfacing chips of 8085 and 8086.

microprocessor.

- (i) Programmable Peripheral Interface Intel 8255
- (ii) Programmable Interrupt Controller PIC Intel 8259
- (iii) Programmable Communication Interface (PCI)
- (iv) Keyboard Display Controller Intel 8279. Intel 8251.
- (v) A/D and D/A Converter Interfacing.

# Programmable Peripheral Interface (PPI) Intel 8255

→ A Programmable peripheral Interface is a multipart device. The port may be programmed in a variety of ways as required by the programmer. The device is very useful for interfacing peripheral devices.

→ The 8255 is a general purpose Programmable I/O device used for parallel data transfer. It has 24 I/O pins which can be grouped as 3 x 8 bit parallel ports of Port A, Port B, Port C.

→ The eight bits of Port C can be used as individual bits (or) be grouped in two 4-bit ports as  $C_{upper}(C_U)$  and  $C_{lower}(C_L)$ .

→ functions of the 8255 are classified according to 2 modes. (i) Bit set/Reset (BSR) mode (ii) I/O mode.

## Features.

\* The 8255 is a widely used Programmable, Parallel I/O device.

\* It can be programmed to transfer data under various conditions from simple I/O to interrupt I/O.


\* It is compatible, with all Intel and most other microprocessors.

\* It can operate in 3 I/O modes.

(i) Mode 0 (ii) Mode 1 and (iii) Mode 2.

# Block diagram of 8255

- The Internal block diagram of 8255. It consists of two 8 bit ports of port A and port B, two 4 bit ports of port C<sub>u</sub> and port C<sub>l</sub>, data bus buffer, control logic, group A and group B controls.
- Also includes all the elements of a Programmable device, port C performs functions similar to that of the status register in addition to providing hand shake signals.



Block diagram of 8255.



# Data bus Buffer

\* It is a tri state bi directional buffer Used to interface the internal data bus of 8255 to the system data bus.

## Control logic

→ The control logic block accepts control bus signal as well as input from the address bus and generates the commands to the individual group control of Group A and Group B.

→ The control logic has six lines

RD (Read) : This control signal enables the Read operation. When the signal is low, the CPU reads data from a selected I/O port of the 8255.

WR (write) : This control signal enables the write operation. When the signal is low, the CPU writes data or control word into 8255.

A0 and A1 : The selection of input port and control word register is done by using A0 and A1.

A1	A0	selected ports.
0	0	Port A
0	1	Port B
1	0	Port C
1	1	Control word register.

RESET : This is an active high signal; it clears the control register and sets all ports in the input mode.

$\overline{CS}$  (Chip select) : It is a chip select signal. The low status

of this signal enables communication b/w CPU and 8255.  
0 → 8255 is selected  
1 → 8255 is not selected

# Programming and Operation of 8055

(1)

## (i) Programming in mode 0:

→ The ports A, B and C can be configured as simple input or output ports by writing the appropriate control word in the control word register.


→ In the control word  $D_4$  is set to 1 and  $D_6, D_5, D_2$  are all set to '0' to configure all the ports in mode 0 operation.

→ Status of bits  $D_4, D_3, D_1$  and  $D_0$  then determine whether the corresponding ports are to be configured as input or output.

### Mode 0 Configuration.

A		B		Group A		Group B	
$D_4$	$D_3$	$D_2$	$D_1$	Port A	Port C (Upper)	Port B	Port C (Lower)
0	0	0	0	O/P	O/P	O/P	O/P
0	0	0	1	O/P	O/P	O/P	I/P
0	0	1	0	O/P	O/P	I/P	O/P
0	0	1	1	O/P	O/P	I/P	I/P
1	0	0	0	I/P	O/P	O/P	O/P
1	1	0	0	I/P	I/P	O/P	O/P
1	1	1	0	I/P	I/P	I/P	O/P
1	1	1	1	I/P	I/P	I/P	I/P


# Input Mode



Timing Diagram for mode 0 input mode.

→ Read Command activates  $\overline{RD}$  signal. Upon activation of  $\overline{RD}$  signal, CPU reads the data from the selected input port into the CPU register.

# Output Mode





→ CPU can write data into the O/p port by initiating write command with proper port address. The CPU sends data on the data bus and upon activation of  $\overline{WR}$  signal, data on the data bus gets latched on the selected O/p port.



## (ii) Programming in Mode 1

→ Both Group A and Group B can be operate in mode 1, either together or individually with each port containing an 8 bit. latched input or output data port and a 4 bit port which is used for control and status of the 8 bit port.

→ Port A Uses the upper three signal  $PC_3, PC_4, PC_5$   
 Port B Uses the lower three signals  $PC_0, PC_1, PC_2$  used for control.



IBF → Input Buffer full. → This signal is an acknowledgment by 8255 to indicate that input latch has received the data byte.


INTR → Interrupt request.

INTE → Interrupt Enable. → This is an internal flipflop used to enable or disable the generation of INTR signal.

→ The two flip flop. INTE<sub>A</sub>, INTE<sub>B</sub>.  
 ↓ Enabled or disabled by PC<sub>4</sub> ↓ PC<sub>2</sub>.

## Mode 1 o/p & control signals.



The Control signals which is used when Port A and Port B are configured as o/p. ports.



## Programming in mode 2. (Bidirectional Bus I/O).

→ when 8255 is operated in mode 2, port A can be used as bi-directional 8-bit I/O bus using for handshaking.

→ port B can be programmed in mode 0 or in mode 1




↓  
 $\overline{OBF}_A$  → Output Buffer full → active low o/p which indicates that CPU has written data into port A.

$IBF_A$  → This is an active high o/p which indicates that data has been loaded into input latch of port A.

# Programmable Communication Interface (INTEL 8251)

- Programmable Communication Interface (PCI) is used for serial data transmission
- It is a programmable chip designed for synchronous and asynchronous data communication packaged in a 28 pin DIP.
- It is a Universal Synchronous / asynchronous Receiver / Transmitter (USART).
- It is compatible with 8085, 8086, 8088, and 8748 system
- 8251 can be used to transmit/receive serial data
- It accepts data in parallel format from the microprocessor and converts them into the serial data for transmission.
- It also receives serial data and converts them into parallel and sends the data in parallel format of the CPU.

## Pin Diagram of 8251





## Description

$\overline{CS}$  - Chip select.  $\rightarrow$  When this signal goes low 8251 is selected by microprocessor Unit for Communication.

$\overline{C/D}$  - Control / Data  $\rightarrow$  When this signal is high, the Control register or status register is addressed. When it is low data buffer is addressed.

$\overline{WR}$  - Write : When it is low the CPU writes data into Intel 8251.

$\overline{RD}$  - Read : When it is low CPU reads data from Intel 8251.

$\overline{RESET}$   $\rightarrow$  A high on this input resets the 8251 and forces it into the idle mode.

$\overline{CLK}$  - Clock  $\rightarrow$  This is the clock input usually connected to the system clock. This clock does not control either the transmission or reception rate. The clock is necessary for communication with the microprocessor.

$\overline{DSR}$  (Data Set Ready) : When it is low, the 8251 has ready to set data.

$\overline{DTR}$  (Data Terminal Ready) : When it is low, the 8251 has ready to set data terminal.

$\overline{RTS}$  (Request to send). When it is low 8251 sends request to send the data.

$\overline{CTS}$  (Clear to send) : A low <sup>on</sup> this pin enables 8251 to transmit serial data.

$\overline{TXC}$  (Transmitter clock) : It governs the rate of data transmission.

# Programmable Interrupt Controller (PIC). (1)

INTEL 8259

Intel 8259 is a single chip Programmable Interrupt Controller. It is used when several I/O devices transfer data using interrupt and they are to be connected to the same interrupt level of the microprocessor.

→ It has 28 Pin DIP IC and it is compatible with 8086, 8088, 8085 microprocessors.

Features : → it is compatible with 8085, 8086, 8088 microprocessor.

→ it can manage 8 priority interrupt

→ it can be programmed to accept either the level triggered or edge triggered interrupt request

→ it can be expanded to 64 priority levels by cascading additional 8259's.

## Pin diagram

Description  $D_0 - D_7$  : Bidirectional data bus. Control status and Interrupt Vector information are transferred via this bus.

$IR_0 - IR_7$  : Interrupt request I/O devices send interrupt request through these lines.

$CAS_0 - CAS_2$  : Cascade lines.

CS : chip select. When it is low, enable the communication b/w CPU and 8259.

$\overline{WR}$  : (Write)  $\rightarrow$  when it is low enables 8259 to accept command word from CPU.

$\overline{RD}$  (Read)  $\rightarrow$  when it is low enables 8259 to send various status signals on data bus for CPU.


$\overline{SP}/\overline{EN}$  : Slave Program / Enable buffer. It is related to Cascade control.

$INT$  : Interrupt. It is used to interrupt the CPU.

$\overline{INTA}$  : Interrupt Acknowledge.

$A_0$  : Address line It acts in conjunction with  $\overline{RD}$  and  $\overline{WR}$ .

$\overline{CS}$ .





# Block diagram of 8259


(5)

→ Internal block diagram of 8259 includes 8 blocks. They are Control logic, Read/write logic, Data bus Buffer, three registers (IRR, ISR, and IMR), Priority Resolver and cascade buffer.

## Databus Buffer

\* It is an eight pin bidirectional data bus. Control, Status and Interrupt Vector information are transferred via this bus.

\* It also allows the 8259 to send interrupt opcode



Block diagram of 8259.

## Read/Write Logic

The processor uses the  $\overline{RD}$ ,  $\overline{WR}$  and  $A_0$  to read or write 8259 when it is selected by  $\overline{CS}$ . Chipselect ( $\overline{CS}$ ) and  $A_0$  determine the port address of the controller.

Control logic → This block has two pins INT (Interrupt) as an output and  $\overline{INTA}$  (interrupt acknowledge) as an input.

→ INT is connected to interrupt pin of the microprocessor unit. Whenever valid interrupt is asserted this signal high.

→  $\overline{INTA}$  is the interrupt ack. signal from the microprocessor unit.

## Interrupt Request Register

→ it has 8 input lines ( $IR_0 - IR_7$ ) for interrupts. When these lines go high the requests are stored in the register.

## Interrupt Service Register (ISR) In Service Register

→ It keeps track of which interrupt inputs are currently being serviced, and corresponding bit will be set in this register.

## Priority Resolver (PR)

IMR - Interrupt Mask reg. it stores the masking bits of interrupt lines to be masked.  
→ interrupt input can be masked by setting corresponding bit in IMR.  
PR examine the above three registers (IRR, ISR, IMR) and determines whether INT should be sent to the processor or not.



TXRDY (Transmitter Ready) : It ensure the transmitter ready.

RXRDY (Transmitter Empty) : It ensures the receiver ready.

RxD (Receive data) : line for receiving data

TxD (Transmit data) : line for Serial data Communication

RxC (Receiver Clock) . It governs the rate at which characters are received.

D<sub>7</sub>-D<sub>0</sub> : 8 bit data bus

Block diagram of 8251

Programmable Interval Timer (8253/8254)

A Programmable Interval timer is used in real time applications for timing and counting functions such as BCD/binary counting, generation of square wave of desired frequency.

→ popular Used Programmable Interval timer chips are Intel 8253 and 8254. It includes three identical 16 bit counters.

Features

- ① Three Independent 16-bit down Counter
- ② 8254 can handle inputs from DC to 10 MHz where as 8253 can operate up to 2.6 MHz.
- ③ Counter can be programmed in six different modes.
- ④ Compatible with all Intel and most other microprocessors.




It Can Operate in Six Operating modes.

- Mode 0: Interrupt on terminal Count
- Mode 1: Programmable one Shot
- Mode 2: Rate generator
- Mode 3: Square wave generator
- Mode 4: Software Triggered mode
- Mode 5: Hardware Triggered Mode.

## Pin diagram of 8253

8253 is 24 pin IC and Operates at 5V dc. It contains three independent 16 bit Counters. It can be Operated in any one of the six operation modes.



### Description

$\overline{CS}$  → chip select when it is low enables the communication b/w CPU and 8253.

$\overline{WR}$  Write: when it is low CPU O/P data in the form of mode information are loading Counters.

$\overline{RD}$  (Read): when it is low CPU reads data.

A<sub>0</sub>-A<sub>1</sub> } These pins are connected to address bus  
Address lines } These are used to select one of the three Counters.

D<sub>0</sub>-D<sub>7</sub> : These are tri-state bidirectional data bus used to interface 8253 to the system data bus.

CLK0 } These are clock signals for Counter 0, and Counter 1 and Counter 2 respectively. (7)

GATE0 } These are gate terminals for Counter 0, Counter 1 and Counter 2 respectively.

OUT0 } These are O/P terminals for Counter 0, Counter 1 and Counter 2 respectively.

### Block diagram of 8253

→ Block diagram of 8253 includes three counters, a data bus buffer, Read/Write control logic and control register.

→ Each counter has two input signals namely CLOCK and GATE and one output signal OUT.

### Data bus buffer


→ This is a tristate bidirectional, 8 bit buffer used to interface the 8253 to the system data bus through D<sub>0</sub>-D<sub>7</sub>. The data bus has three basic functions.

→ The data bus has three basic functions

- (i) Programming the 8253 in various modes.
- (ii) Loading the count registers.
- (iii) Reading the count values.

### Read/write logic

The 8253 contains a read/write logic which accepts input from the system bus and then generates control signals for operation of 8253. The following table shows the status of pins associated with read/write logic.



Block diagram of 8253

### Control word register

When the pins A<sub>0</sub>, A<sub>1</sub> are "1" the control word register is selected. The control word format is shown below:

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
SC <sub>1</sub>	SC <sub>0</sub>	RL <sub>1</sub>	RL <sub>0</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	BCD

The bits D<sub>7</sub> and D<sub>6</sub> of the control word are to select one of the 3 counters. D<sub>5</sub> and D<sub>4</sub> are for loading/reading the count. D<sub>3</sub>, D<sub>2</sub>, D<sub>1</sub> are for the selection of operating mode of the selected counter.



## Operation of 8253

Each Counter of the 8253 is individually programmed by writing a control word into the control word register. ( $CA_0 A_1 = 11$ ).

→ Bits  $SC_1$  and  $SC_0$  select the counter, bits  $RW_1$  and  $RW_0$  select the read, write or latch command bits.

$M_2, M_1, M_0$  → select mode of operation.


Write operation → write a control word into control register.  
→ load the low order byte of a count in the counter register.  
→ load the high order byte of count in the counter register.

READ operation → In some applications especially in event counters, it is necessary to read the value of the count in process. This can be done by three possible methods.

## Modes of Operation.

The 8253/54 can operate in six different modes.

### Mode 0: Interrupt on Terminal Count




## Mode 1 Hardware - Retriggerable One-shot

In this mode initially the OUT is low. Once a Count is loaded in the register, the Counter is decremented every clock cycle. and when the Count reaches zero OUT goes high.

- This can be Used as an interrupt.
- OUT remains high Until a new Count

## Mode 1 Hardware - Retriggerable One-shot




- OUT is initially high
- when the Gate is triggered, the OUT goes low and at the end of the Count OUT goes high again.
- Thus generates one shot pulse.

## Mode 2 Rate Generator

→ This mode is used to generate a Pulse equal to the clock period at a given interval.

- when Count is loaded the OUT stays high, until it reaches 1 and then the OUT goes low for one clock period.

→ Count is reloaded automatically and Pulse is generated continuously.




### Mode 3 Square Wave Generator

- it is similar to rate generator,
- when a count is loaded, the OUT is high, the count is decremented by two at every clock cycle.


### Mode 4 Software Triggered Strobe

- OUT is initially high goes low for one cycle clock period at the end of the count.
- The count must be reloaded for subsequent O/P.



### Mode 5 Hardware Triggered Strobe

- OUT is initially low, when the RATE is triggered, it goes high and the count begins.
- at the end of count OUT goes low for one clock period.





# Programmable Keyboard / Display Interface (8279)

8279 is a programmable keyboard / display interface. It is used to interface a matrix keyboard and a multiplexed display.

→ it has 40 pins. with two major segments.

## (i) Features of 8279

- (i) It provides simultaneous keyboard and display operations.
- (ii) It has built in hardware to provide key debouncing.
- (iii) It provides a scanned interface to a 64 Contact key matrix with two more keys. CONTROL and SHIFT.

- (iv) It provides three input modes for keyboard interface
  - (a) Scanned keyboard mode
  - (b) Scanned Sensor Matrix mode.
  - (c) Strobed Input mode.
- (v) It provides two output modes for display interface
  - (i) Left Entry (Type writer Type)
  - (ii) Right Entry (Calculator Type)

## Pin description.

DB0 - DB7 - Bi directional data bus

It communicates all data, commands and status information b/w the CPU and the 8279 are transmitted on these bi directional 8 bit data bus.

RD : READ

When it is low, the CPU reads the contents of selected register from 8279

WR (write) When it is low, the CPU loads the data into selected register depending on the status of Ao.

RESET When it is low, it resets 8279. After being reset 8279 is configured in the following mode.

- (i) Sixteen 8 bit character display.
- (ii) Encoded scan keyboard.
- (iii) The program clock prescaler.

Ao: Address line

When Ao is high signals are interpreted as a command or status. When Ao is low signals are interpreted as a data.

Cs: chip select When it is low, enables the communication between the CPU and 8279.


CLK clock This signal is usually driven by the system clock and used to generate internal timing.

BD: Blank display This is active low output used to blank the display during digit switching.

Out A3-A0 and OUT B3-B0 These are two four bit output ports which can be considered as one 8 bit port. These are used for sending data to display drivers for display RAM and segment I/P of seven segment display.


IRG: Interrupt Request This signal is used to implement interrupt driven input system. In scanned keyboard mode, the interrupt line goes low when there is data in the FIFO/Sensor RAM.

# Block diagram of 8279




## Programmable Interval Digital to Analog Converter (DAC)

Digital to Analog Converters are used to convert a digital quantity to analog quantity. D/A Converter produces an o/p current or voltage proportional to digital quantity applied to its o/p.





# DAC 1408




Pin diagram of DAC 1408.

→ DAC 1408 is an 8 bit R/2R ladder type D/A Converter to the 8085 System using an interfacing 8255.

→ The Pin diagram of DAC 1408 is shown in fig.

## Block diagram of DAC (LSB)



Block diagram of DAC 1408.

→ The DAC 1408 consists of a reference current amplifier OR R/2R ladder and eight high speed current switches. It has eight input lines A1 (MSB) through A8 (LSB) which control the position of current switches.

The voltage  $V_{ref}$  and resistor  $R_{14}$  determines the total ref. current source and  $R_{15}$  is generally equal to  $R_{14}$  to match the  $\uparrow$  impedance of Ref current Amplifier.

$$I_o = \frac{V_{ref}}{R_{14}} \left[ \frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \frac{A_4}{16} + \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right]$$

Input  $A_1$  through  $A_8$  can be either 0 or 1. Therefore for typical circuit full scale current can be given as

$$I_o = \frac{5}{2.5K} \left[ \frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256} \right]$$

$$I_o = \frac{2mA \times 255}{256} = 1.992 mA$$

→ It shows that the full scale output current is always 1LSB less than the reference current source of 2mA. This output current is converted into voltage D to V converter. The output voltage for full scale input can be given as.

$$V_o = 1.992 \times 2.5K = 4.98V$$

$$\boxed{V_o = 4.98V}$$

## Interfacing of DAC with 8051

The digital to analog converter is a device widely used to convert digital pulse to analog signal. There are two methods available for creating a DAC such as

1. Binary Weighted
2. R/2R Ladder.

# DAC 0808


→ In DAC 0808, the digital inputs are converted to current ( $I_{out}$ ). and by connecting a register to the  $I_{out}$  Pin.

→ The total current provided by the  $I_{out}$  Pin is a function of the binary numbers at the  $D_0-D_7$  inputs of the DAC 0808 and reference current ( $I_{ref}$ ).

$$I_{out} = I_{ref} \left( \frac{D_7}{2} + \frac{D_6}{4} + \frac{D_5}{8} + \frac{D_4}{16} + \frac{D_3}{32} + \frac{D_2}{64} + \frac{D_1}{128} + \frac{D_0}{256} \right)$$

Where  $D_0$  - is the LSB of the input.  
 $D_7$  - is the MSB of the input.

$I_{ref}$  is the input current that must be applied to Pin 14.



8051 Connection to DAC 0808.



→ The  $I_{ref}$  Current is generally set to 2.0 mA.  
It shows the generation of current reference by  
Using standard 5V power supply and 1k and 1.5k ohm  
standard resistors.

→ Some DAC's also Use the Zener diode, which  
DAC's Using the Zener diode will overcome any  
fluctuation associated with the power supply voltage.

## UNIT-5

# Micro Controller Programming & Applications




## Key board Interfacing

- Keyboard and LCD are most widely used input/output devices of the 8051. Keyboards are organized in a matrix of rows and columns. The CPU accesses both rows and columns through ports. Therefore with two 8 bit ports an 8x8 matrix of keys can be connected to the microprocessor.
- When a key is pressed a row and a column make a contact, otherwise there is no connection b/w rows and column.

## Scanning and identifying the key.

- The following fig. shows the 4x4 matrix connected to two ports. The rows are connected to an output port and the columns are connected to an input port.
- If no key has been pressed reading the input port will yield 1s for all columns, since they are all connected to high (Vcc).
- If all the rows are grounded and a key is pressed one of the columns will have 0 since the key pressed provides the path to ground.
- It is the function of the microcontroller to scan the keyboard continuously to detect and identify the key pressed.





### Grounding rows and reading the Columns

\* To detect a pressed key the microcontroller grounds all rows by providing 0 to the output latch and then it reads the column. If the data from read from the column is  $D_3 - D_0 = 1111$ , no keys has been pressed.



and the process continues until a key is pressed & detected. If one of the column bits has a zero this means that a key press has occurred. -for example. If  $D_3-D_0 = 1101$ . This means that a key in the  $D_1$  column has been pressed. after key press is detected. the microcontroller will go through the process of identifying the key.

→ If the data read is all 1s no key in that row is activated and the process is moved to the next row. It grounds the next row, reads the columns and checks for any zero. This process continues until the row is identified.

### Stepper Motor Control

→ A Stepper motor is a digital motor used to translate electrical pulses into mechanical movements. The following fig. shows the typical 2 phase motor interfaced using 8255.

→ Motor shown in the circuit has two phases with center tap winding. The center taps of these windings are connected to the 12V supply. Due to this motor can be excited by grounding four terminals of the two windings.

→ Motor can be rotated in steps by giving proper excitation sequence of these windings.

Rotor Stepper motor has a permanent Magnet Rotor  
 It is also known as shaft. It is surrounded by  
 Stator.

Step angle It is the minimum degree of rotation  
 associated with a single step.


Steps Per revolution.

This is the total number of steps needed to complete  
 one rotation or  $360^\circ$

$$\text{Steps per second} = \frac{\text{rpm} \times \text{Steps per revolution}}{60}$$

→ The following table shows the typical excitation  
 sequence. The given excitation sequence rotates the  
 motor in clockwise direction. To rotate motor in anticlockwise  
 direction we have to excite motor in a reverse  
 sequence.

→ The excitation sequence for stepper motor has many  
 changes due to change in winding connections  
 However it is not desirable to excite both the ends of  
 the same winding simultaneously.



Excitation Table

step	X <sub>1</sub>	X <sub>2</sub>	Y <sub>1</sub>	Y <sub>2</sub>
1	0	1	0	1
2	1	0	0	1
3	1	0	1	0
4	0	1	1	0
1	0	1	0	1



# Application to automation Systems.

## Application to Automation System.

→ A top loading automatic washing machine is shown in the following figure. On the top right hand, there are four knobs for machine programming. As we open the top cover, we see a washing basket which can rotate.

Input Setting There are four knobs on the top right hand side for programming the machine.

Load Select Load basically means the number of cloth intended to be washed together. There are three settings high, medium and low. Based on the load selected the machine decides the amount of water required.

Water Inlet select Machine can take either hot tap or mix water. All the back of the machine there are two inlet pipes for hot and tap water. The knob setting on mix allows 50% tap and 50% hot water as input.

Modes Through this knob the machine can be in a normal or save mode. In the normal mode (i) the clothes are washed (ii) the detergent is drained. (iii) The fresh water is put (iv) the clothes are rinsed (v) the water is drained. (vi) Using spin the moisture from clothes is taken out to a large extent.

Program select Using this knob, the machine is programmed to wash the clothes of different kinds. → The settings are extra heavy, normal, light, and delicate. Extra heavy clothes are very different clothes like bed sheets, pillows covers, and curtains etc.




→ The excitation sequence given in the above table & called a full step excitation sequence. In which excitation ends of the phase are changed in one step.

→ The excitation sequence given in the following table takes two steps to change the excitation ends of the phase. Such a sequence is called half step sequence and in each step the motor is rotated by  $0.9^\circ$ .

Step	X <sub>1</sub>	X <sub>2</sub>	Y <sub>1</sub>	Y <sub>2</sub>
1	0	1	0	1
2	0	0	0	1
3	1	0	0	0
4	1	0	0	0
5	1	0	1	0
6	0	0	1	0
7	0	1	1	0
8	0	1	0	0
9	0	1	0	1

Half step excitation sequence.



Excitation circuit with series resistance.

→ Stepper motor is stepped from one position to the next by changing the currents through the fields in the motor. The winding inductance opposes the change in current and this puts a limit on the stepping rate.

→ For higher stepping rates and more torque, it is necessary to use a higher voltage source and current limiting resistors. By adding series resistance, we decrease  $L/R$  time constant which allows the current to change more rapidly in the windings.

→ Heavy clothes are clothes with a lesser dirt level than that of extra heavy.

→ Normal clothes are day today personal wears.

## Control System Design

Measurement Quantity of water is being filled.

Control : following are the control requirements.

→ Inlet Control of water.

→ Spin Control

→ Water quantity Control

→ Drain Control.

→ Agitator Control.

Indications :- The indications provided in the machine are

\* Machine on Indication (LED).

\* Washing Complete (LED + BUZZER).

## Water Quantity Measurement

The machine has to measure the water quantity during the fill operation. The measurement scheme may be based on the level in the basket or Strain caused by the level of the water.

## Level Measurement

Considering that water is a conductive liquid, electrodes are placed at particular levels in a metal container. When the water touches the electrodes, the circuit is completed and a signal is generated.

## Strain Measurement

→ when a wire is stretched within its elastic limit, it will increase in length and correspondingly the diameter will decrease. Thus the resistance of the wire changes due to the Strain this is called the piezo electric effect.

$$\Delta R/R = k \frac{\Delta L}{L} = k \frac{\sigma}{E}$$

$R \rightarrow$  Original Resistance.

$L \rightarrow$  Original Length.

$E \rightarrow$  Young's modulus.

$\sigma =$  Stress = force / area.

Water Quantity Control The quantity of water to be

filled is dictated by the load selected by the user. (e) High, medium or low. As soon as the water quantity reaches the desired level the signal will be received at high, medium or low. At that instant, the water flow must be disabled by making  $H=0$  and  $T=0$ .

Control of Servo Motor.

$\rightarrow$  Servo motors are self contained mechanical devices that are used to control the machine with great precision. These are found in many applications from toys to industrial automation.

Working Principle

$\rightarrow$  Servo motor works on PWM (Pulse Width Modulation) principle means its angle of rotation is controlled by the duration of applied pulse to its control pin.

$\rightarrow$  Basically servo motor is made up of DC motor which is controlled by a variable resistor (potentiometer), and some gears.

$\rightarrow$  High speed force of DC motor is converted into torque by gears.

$\rightarrow$  Potentiometer is connected to the output shaft of the servo. to calculate the angle and stop the DC motor on required angle.



→ Servo motor can be rotated from 0 to 180 degree but it can go up to 210 degree. depending on manufacturing.

→ This degree of rotation can be controlled by applying a Logic Level 1 pulse for duration b/w 1ms to 2ms.

### Circuit diagram and working explanation.

→ Servo motor has three wires Red for Vcc (power supply) Brown for Ground, and Orange is control wire. Control wire can be connected to 8051. we have connected it to Pin 2.1 of 8051

→ Now we have to keep this pin to Logic 1 for 1ms to rotate it 0 degree. 1.5ms for 90 degree. 2ms for 180 degree. we have used on chip timer of 8051 to create delay. we have created delay of 50µs through the function "Servo delay" and used "for" loop to create delay in multiple of 50µs.

### Servo motor Application.

- It is used in Press machine for cutting the pieces to size.
- It is used in the sugar filling station.
- It is used in Labeling application.
- It is used in aeroplanes.